frontpage.
newsnewestaskshowjobs

Open Source @Github

fp.

Hole Punch: Sling your spaceship around gravitational fields

https://notoriousbfg.com/hole-punch/
90•trwhite•2h ago•29 comments

Kolibri – Tech Report [pdf]

https://aleph-alpha.com/downloads/tech-report.pdf
94•yu3zhou4•3h ago•4 comments

We want you to build the next Git platform on Cloudflare

https://blog.cloudflare.com/next-git-platform-on-cloudflare/
15•geoffbp•1h ago•17 comments

Celebrating the 100th birthday of the kidney donated to him as a teenager

https://www.whec.com/top-news/webster-man-celebrating-the-100th-birthday-of-the-kidney-his-mom-do...
63•gscott•2d ago•10 comments

Show HN: Pi pod – Run your pi coding agent in sandboxes on your own server

https://pipod.dev/
39•edverma2•1d ago•22 comments

Getting the most out of Opus 5.5 in Claude and Claude Code

https://claude.dev/blog/getting-the-most-out-of-opus-5-5/
27•saikatsg•2h ago•1 comments

Kolibri: A Sovereign Open-Weight Model

https://aleph-alpha.com/en/blog/kolibri-has-landed-a-sovereign-open-weight-model/
395•bastitx•11h ago•253 comments

FTL: A new operating system for clouds

https://ftl-os.org/
118•romac•5h ago•49 comments

Vx – One Language, Every Chip

https://vxlang.org/
32•elffjs•3h ago•15 comments

Woking Electrical Control Room (2016)

http://www.darbiansphotography.com/woking-electrical-control-room-urbex
107•NaOH•1d ago•18 comments

RSS Feed Best Practices (2022)

https://kevincox.ca/2022/05/06/rss-feed-best-practices/
7•KomoD•1h ago•0 comments

Show HN: Graphene – Data analysis toolkit for your coding agent

https://github.com/graphene-data/graphene
16•kcmarr•1d ago•6 comments

RetailReady (YC W24) Is Hiring

https://www.ycombinator.com/companies/retailready/jobs/bFcgIe4-implementations
1•sarah74•3h ago

C++ Insights – See your source code with the eyes of a Compiler

https://github.com/andreasfertig/cppinsights
116•rramadass•1d ago•24 comments

Newgrounds.com – A community of games, music, and art

https://www.newgrounds.com/
415•azhenley•19h ago•122 comments

Show HN: Our space game has a built-in RISC-V emulator that runs Linux

https://againstallodds.games/blog/2026/10/03/our-risc-v-emulator-pasriscv/
50•nor-and-or-not•1d ago•14 comments

Court agrees with EFF: Utah's VPN law demands a technical impossibility

https://www.eff.org/deeplinks/2026/10/court-agrees-eff-utahs-vpn-law-demands-technical-impossibility
770•hn_acker•1d ago•376 comments

MPEG-2 Transport Streams and MOQ: Yes, MPEG-TS Is Still Relevant Today

https://www.red5.net/blog/mpeg-2-transport-streams-and-moq-yes-mpeg-ts-is-still-relevant-today/
25•mondainx•2d ago•6 comments

Pop!_OS bans AI-generated code from much of its codebase

https://www.neowin.net/news/system76-bans-ai-generated-code-across-many-of-its-cosmic-codebases/
82•bundie•2h ago•90 comments

Body Awareness in Goffin's Cockatoos

https://www.nature.com/articles/s41598-026-57500-7
28•bryanrasmussen•3d ago•3 comments

Our AI Midwife

https://www.astralcodexten.com/p/our-ai-midwife
25•eatitraw•1h ago•1 comments

Mike Tomlin spent 12 years building a Minecraft city

https://www.nytimes.com/athletic/7648198/2026/10/01/mike-tomlin-minecraft-nfl-coach/
633•CoryOndrejka•2d ago•154 comments

Apple Pass Designer

https://developer.apple.com/pass-designer/
538•soheilpro•1d ago•320 comments

Holes (1996-2025)

https://plato.stanford.edu/entries/holes/
31•surprisetalk•1d ago•8 comments

ADHD, autism or complex trauma? [pdf]

https://www.cambridge.org/core/services/aop-cambridge-core/content/view/30CC4826561366615BFAEC807...
165•skeptical1884•2h ago•138 comments

Two American Airlines Flights End Up with the Same Flight Numbers

https://aviationa2z.com/index.php/2026/08/19/two-american-airlines-flights-end-up-with-same-fligh...
26•samch•1h ago•14 comments

Cloudflare OHTTP gateway

https://blog.cloudflare.com/announcing-cloudflare-ohttp-gateway/
176•est•17h ago•81 comments

A 12-year sequence of telescope images of a star and four planets orbiting

https://bsky.app/profile/theplanetaryguy.com/post/3mwucf5ert22f
378•mariuz•1d ago•78 comments

Loss of cell identity drives human aging: Two new papers

https://erictopol.substack.com/p/loss-of-cell-identity-drives-human
351•bookofjoe•2d ago•167 comments

Anthropic tried to persuade Pope that AI could be conscious being

https://www.telegraph.co.uk/business/2026/10/02/anthropic-lobbied-pope-to-argue-ai-conscious-being/
13•Topfi•1h ago•9 comments
Open in hackernews

How ZGC allocates memory for the Java heap

https://joelsiks.com/posts/zgc-heap-memory-allocation/
86•lichtenberger•1y ago

Comments

gopalv•1y ago
The 32x virtual memory to physical memory ratio plays into relocation and colored pointers (i.e pointers where some bits serve as flag bits).

Putting the actual data layouts in 44 bits out of 64 is a neat trick which relies on the allocator being aware of the mappings between physical and virtual addresses.

twoodfin•1y ago
When your comment and the article refer to “physical” addresses, those are physical in the context of the JVM, right? To the OS they’re virtual addresses in the JVM process space?
acchow•1y ago
Correct. ZGC has no way to escape from the virtualization by the kernel (assuming your hardware and kernel uses an MMU)
MBCook•1y ago
Thank you for the answer, I was wondering that as well.
hinkley•1y ago
In the beginning of the 32 bit revolution, when the future was here but unevenly distributed, there was a lot of talk about how 32 bit pointers would fundamentally change how people wrote code. Among other things it got rid of a bunch of odd bookkeeping, and if you don’t have to do the bookkeeping you don’t have to write the code in a way that supports it, so you can do other things.

Not too long after someone asked what sort of interesting changes 64 bit will bring. And I’ve been keeping that question in the back of my mind ever since.

Aliasing memory multiple times in order to do read or write barriers and make GC much cheaper is a pretty good one. But another one I know of is that one of the secrets of the L4 microkernel is that its IPC speed comes substantially from reducing the amount of TLB work that needs to be done to switch to another process running in a different address space. They use the same address space and only swap out the access rights which cuts the call overhead in half. It’s pretty easy to put a bunch of processes into a 64 bit address space and just throw each one a randomly located 4GB slice of RAM.

twoodfin•1y ago
Yeah, would love to see the CPU vendors invent some primitives to let user code pull those kinds of privilege isolation tricks within a single process and address space.

Something like: “From now on, code on these pages can only access data on these pages, and only return to/call into other code through these gates…”

hinkley•1y ago
Thread based seems like it at least should be possible.
ahartmetz•1y ago
I've had some ideas about avoiding format validation in IPC receivers if the data is encoded by trusted code, which is also the only code that has rights to send the IPC data / to connect to the receiver. I can't really think of an important problem that it would solve, though. DBus always validates received data, but it's not really meant or very suitable for large amounts of data anyway.
pron•1y ago
For relevant upcoming changes see Automatic Heap Sizing for ZGC: https://openjdk.org/jeps/8329758
twoodfin•1y ago
What I’m looking for is a way for a process to de/re-escalate its privileges to access memory, without an expensive context switch being required at the transition. The CPU would simply enforce different rules based on (say) the high-order bits of the instruction pointer.

Imagine a server process that wants to run some elaborate third-party content parser. It’d be great to be sure that no matter how buggy or malicious that code, it can’t leak the TLS keys.

Today, high-security architectures must use process isolation to achieve this kind of architectural guarantee, but even finely tuned IPC like L4’s is an order of magnitude slower than a predictable jump.

gpderetta•1y ago
For a brief moment Intel supported MPX which did something similar.

You can also play tricks with the virtualization hardware, bit it need kernel support.

Eventually we will get segments back again.

MarkSweep•1y ago
That would be pretty cool. Something like the Win32 function GetWriteWatch, but implemented in hardware instead of the page fault handler (I assume).

https://learn.microsoft.com/en-us/windows/win32/api/memoryap...

Or some sort of special write barrier store op-code, idk.

mike_hearn•1y ago
It exists, that's called MPKs.
twoodfin•1y ago
I don’t think MPK’s will fit the need I have. Simply: Run some arbitrary, untrusted, non-sandboxed code in the same thread with assurance it can’t read page X. When that code completes and I’m back in code I trust, X is readable again.

Is that something MPK makes possible? The doc I’ve read suggests either your process can flip permission bits or it can’t. Great for avoiding out-of-sandbox reads. But if there’s arbitrary execution happening, why can’t that code flip the access to secrets back on?

mike_hearn•1y ago
Oracle Labs has tech that does that:

https://youtu.be/T05FI93MBI8?si=EieFgujaGiW2gbO8&t=958

The trick is to do a cascading disassembly of all untrusted code you'll execute to prove it can't change the MPK register.

twoodfin•1y ago
Wow. Neat trick and exactly the kind of thing I was looking for.

Thanks!

EDIT: Looks like this is the relevant paper from the Graal team: https://www.graalvm.org/resources/articles/binsweep.pdf

jdougan•1y ago
Is that something like the memory protection scheme on the Newton OS?
nyanpasu64•1y ago
Isn't not swapping page tables during a call precisely what the KPTI mitigations had to turn off for Meltdown mitigations?