frontpage.
newsnewestaskshowjobs

Made with ♥ by @iamnishanth

Open Source @Github

fp.

The universal weight subspace hypothesis

https://arxiv.org/abs/2512.05117
224•lukeplato•6h ago•80 comments

Show HN: I built a system for active note-taking in regular meetings like 1-1s

https://withdocket.com
57•davnicwil•8h ago•22 comments

Icons in Menus Everywhere – Send Help

https://blog.jim-nielsen.com/2025/icons-in-menus/
389•ArmageddonIt•11h ago•153 comments

Kroger acknowledges that its bet on robotics went too far

https://www.grocerydive.com/news/kroger-ocado-close-automated-fulfillment-centers-robotics-grocer...
129•JumpCrisscross•7h ago•113 comments

Manual: Spaces

https://type.today/en/journal/spaces
16•doener•7h ago•1 comments

Jepsen: NATS 2.12.1

https://jepsen.io/analyses/nats-2.12.1
334•aphyr•12h ago•118 comments

Modern Walkmans

https://walkman.land/modern
88•classichasclass•2h ago•51 comments

The Lost Machine Automats and Self-Service Cafeterias of NYC (2023)

https://www.untappedcities.com/automats-cafeterias-nyc/
64•walterbell•6h ago•19 comments

Strong earthquake hits northern Japan, tsunami warning issued

https://www3.nhk.or.jp/nhkworld/en/news/20251209_02/
287•lattis•16h ago•140 comments

Horses: AI progress is steady. Human equivalence is sudden

https://andyljones.com/posts/horses.html
302•pbui•6h ago•206 comments

Microsoft increases Office 365 and Microsoft 365 license prices

https://office365itpros.com/2025/12/08/microsoft-365-pricing-increase/
322•taubek•17h ago•370 comments

AMD GPU Debugger

https://thegeeko.me/blog/amd-gpu-debugging/
230•ibobev•15h ago•39 comments

Let's put Tailscale on a jailbroken Kindle

https://tailscale.com/blog/tailscale-jailbroken-kindle
262•Quizzical4230•14h ago•64 comments

Launch HN: Nia (YC S25) – Give better context to coding agents

https://www.trynia.ai/
99•jellyotsiro•13h ago•71 comments

Using Floating Point Numbers as Hash Keys (2017)

https://readafterwrite.wordpress.com/2017/03/23/how-to-hash-floating-point-numbers/
5•jstrieb•5d ago•0 comments

Has the cost of building software dropped 90%?

https://martinalderson.com/posts/has-the-cost-of-software-just-dropped-90-percent/
242•martinald•12h ago•379 comments

IBM to acquire Confluent

https://www.confluent.io/blog/ibm-to-acquire-confluent/
377•abd12•17h ago•299 comments

Trials avoid high risk patients and underestimate drug harms

https://www.nber.org/papers/w34534
101•bikenaga•12h ago•35 comments

Hunting for North Korean Fiber Optic Cables

https://nkinternet.com/2025/12/08/hunting-for-north-korean-fiber-optic-cables/
244•Bezod•14h ago•76 comments

OSHW: Small tablet based on RK3568 and AMOLED screen

https://oshwhub.com/oglggc/rui-xin-wei-rk3568-si-ceng-jia-li-chuang-mian-fei-gong-yi
56•thenthenthen•5d ago•18 comments

Luarrow – True pipeline operators and elegant Haskell-style function compositio

https://github.com/aiya000/luarrow.lua
7•todsacerdoti•6d ago•0 comments

Paramount launches hostile bid for Warner Bros

https://www.cnbc.com/2025/12/08/paramount-skydance-hostile-bid-wbd-netflix.html
292•gniting•16h ago•291 comments

Scientific and Technical Amateur Radio

https://destevez.net/
43•gballan•6h ago•6 comments

Cassette tapes are making a comeback?

https://theconversation.com/cassette-tapes-are-making-a-comeback-yes-really-268108
67•devonnull•5d ago•100 comments

AI should only run as fast as we can catch up

https://higashi.blog/2025/12/07/ai-verification/
142•yuedongze•13h ago•129 comments

Show HN: Fanfa – Interactive and animated Mermaid diagrams

https://fanfa.dev/
90•bairess•4d ago•18 comments

Microsoft Download Center Archive

https://legacyupdate.net/download-center/
144•luu•3d ago•18 comments

Latency Profiling in Python: From Code Bottlenecks to Observability

https://quant.engineering/latency-profiling-in-python.html
29•rundef•6d ago•6 comments

The web runs on tolerance

https://shkspr.mobi/blog/2025/12/the-web-runs-on-tolerance/
70•speckx•4d ago•71 comments

A series of tricks and techniques I learned doing tiny GLSL demos

https://blog.pkh.me/p/48-a-series-of-tricks-and-techniques-i-learned-doing-tiny-glsl-demos.html
160•ibobev•14h ago•21 comments
Open in hackernews

How ZGC allocates memory for the Java heap

https://joelsiks.com/posts/zgc-heap-memory-allocation/
86•lichtenberger•7mo ago

Comments

gopalv•7mo ago
The 32x virtual memory to physical memory ratio plays into relocation and colored pointers (i.e pointers where some bits serve as flag bits).

Putting the actual data layouts in 44 bits out of 64 is a neat trick which relies on the allocator being aware of the mappings between physical and virtual addresses.

twoodfin•7mo ago
When your comment and the article refer to “physical” addresses, those are physical in the context of the JVM, right? To the OS they’re virtual addresses in the JVM process space?
acchow•7mo ago
Correct. ZGC has no way to escape from the virtualization by the kernel (assuming your hardware and kernel uses an MMU)
MBCook•7mo ago
Thank you for the answer, I was wondering that as well.
hinkley•7mo ago
In the beginning of the 32 bit revolution, when the future was here but unevenly distributed, there was a lot of talk about how 32 bit pointers would fundamentally change how people wrote code. Among other things it got rid of a bunch of odd bookkeeping, and if you don’t have to do the bookkeeping you don’t have to write the code in a way that supports it, so you can do other things.

Not too long after someone asked what sort of interesting changes 64 bit will bring. And I’ve been keeping that question in the back of my mind ever since.

Aliasing memory multiple times in order to do read or write barriers and make GC much cheaper is a pretty good one. But another one I know of is that one of the secrets of the L4 microkernel is that its IPC speed comes substantially from reducing the amount of TLB work that needs to be done to switch to another process running in a different address space. They use the same address space and only swap out the access rights which cuts the call overhead in half. It’s pretty easy to put a bunch of processes into a 64 bit address space and just throw each one a randomly located 4GB slice of RAM.

twoodfin•7mo ago
Yeah, would love to see the CPU vendors invent some primitives to let user code pull those kinds of privilege isolation tricks within a single process and address space.

Something like: “From now on, code on these pages can only access data on these pages, and only return to/call into other code through these gates…”

hinkley•7mo ago
Thread based seems like it at least should be possible.
ahartmetz•7mo ago
I've had some ideas about avoiding format validation in IPC receivers if the data is encoded by trusted code, which is also the only code that has rights to send the IPC data / to connect to the receiver. I can't really think of an important problem that it would solve, though. DBus always validates received data, but it's not really meant or very suitable for large amounts of data anyway.
twoodfin•7mo ago
What I’m looking for is a way for a process to de/re-escalate its privileges to access memory, without an expensive context switch being required at the transition. The CPU would simply enforce different rules based on (say) the high-order bits of the instruction pointer.

Imagine a server process that wants to run some elaborate third-party content parser. It’d be great to be sure that no matter how buggy or malicious that code, it can’t leak the TLS keys.

Today, high-security architectures must use process isolation to achieve this kind of architectural guarantee, but even finely tuned IPC like L4’s is an order of magnitude slower than a predictable jump.

gpderetta•7mo ago
For a brief moment Intel supported MPX which did something similar.

You can also play tricks with the virtualization hardware, bit it need kernel support.

Eventually we will get segments back again.

MarkSweep•7mo ago
That would be pretty cool. Something like the Win32 function GetWriteWatch, but implemented in hardware instead of the page fault handler (I assume).

https://learn.microsoft.com/en-us/windows/win32/api/memoryap...

Or some sort of special write barrier store op-code, idk.

mike_hearn•7mo ago
It exists, that's called MPKs.
twoodfin•7mo ago
I don’t think MPK’s will fit the need I have. Simply: Run some arbitrary, untrusted, non-sandboxed code in the same thread with assurance it can’t read page X. When that code completes and I’m back in code I trust, X is readable again.

Is that something MPK makes possible? The doc I’ve read suggests either your process can flip permission bits or it can’t. Great for avoiding out-of-sandbox reads. But if there’s arbitrary execution happening, why can’t that code flip the access to secrets back on?

mike_hearn•7mo ago
Oracle Labs has tech that does that:

https://youtu.be/T05FI93MBI8?si=EieFgujaGiW2gbO8&t=958

The trick is to do a cascading disassembly of all untrusted code you'll execute to prove it can't change the MPK register.

twoodfin•7mo ago
Wow. Neat trick and exactly the kind of thing I was looking for.

Thanks!

EDIT: Looks like this is the relevant paper from the Graal team: https://www.graalvm.org/resources/articles/binsweep.pdf

jdougan•7mo ago
Is that something like the memory protection scheme on the Newton OS?
nyanpasu64•7mo ago
Isn't not swapping page tables during a call precisely what the KPTI mitigations had to turn off for Meltdown mitigations?
pron•7mo ago
For relevant upcoming changes see Automatic Heap Sizing for ZGC: https://openjdk.org/jeps/8329758