I built a simulator that models: • The full write path (WAL, Memtable, Immutable Memtable, L0 flush) • Leveled compaction with cascading merges • Read path with real bloom filter checks (not mocked) • Live write, read, and space amplification metrics