Would these pose a problem for the this foundation?
The OpenPOWER foundation does not deal with entire CPU module / SoC component, and as such it's not really in their bailwick.
The issue with POWER 10 cpus was that at least two important blocks without which the CPUs are essentially useless involved such third party components that required closed source firmware blobs to initialize.
One of them was effectively the only OMI<->DDR4 (iirc) memory interface (OMI - serial link for memory, successor of POWER8/9 Centaur link), and the other was I think Synopsys' PCI-Express Root Ports
While Power is IRSC has a lot of legacy baggage that makes it significantly more complex that RISC-V (which is clean slate and purposely simplified.) It is also definitely not optimized for low power situations / embedded.
It is basically super computer chip.
Also unlike ARM and RISC-V it isn't designed to be extensible/customized by users. It is more monolithic.
I've read the definition of a supercomputer as "some computer that takes specific domain, compute-bound problems and turns them into IO bound problems." (Implicitly, in that statement is the second statement of "and they have a ton of IO too). They're not really general purpose computers, and likely you'd be able to use risc-v or anything else, with specialized hardware, as the basis of a "supercomputer".
The power platform, on the other-hand (I'll create a new word here) is a foundation for a "SuperEnterprise(tm)" computer.
Power has insane / awesome things like "oh, you can use the ECC bits for ECC and hardware memory tagging[1]." Eventually such things may trickle down to things like ARM or RISC-V, but they're pioneered at the top of the enterprise mountain and trickle down...
https://en.wikipedia.org/wiki/TOP500#/media/File:Processor_f...
They have faded from that over time from this niche. I do not know where they excel now.
If you're creating a microcontroller for a specific product then RISC-V's ability to only implement the hardware features you need is a big benefit and its compressed instructions let you save money using fewer RAM chips.
There is simply not that amount of options in the POWER market. Its a restrictive set of vendors.
Pretty much every new startup designing high performance chips picked RISC-V. And they optimize their chips for specific use-cases.
In addition, the software ecosystem for RISC-V is arguable already better then POWER. And many companies and universities are working together on making it first class. Android is going to RISC-V, it will never be on POWER.
So if you were to design something for consumers, not going with RISC-V would be crazy.
RISC-V is also evolving far more quickly. There are like 80 working groups working on improvements all in the open. The amount of companies working on POWER is tiny in comparison.
Also a more developed software ecosystem.
RISC-V advantages is that it is an incredible simple and extensible architecture aimed at low power / embedded use cases. It is also easy to customize (similar to ARM) for specific use cases.
Power ISA is a super computer chip, while RISC-like, has a lot of legacy baggage and isn't designed for low-power nor is it designed for embedded situations. It also is not designed for customizability, it is more like a monolith project.
Power ISA will have space at the top of the market for very high performance CPUs. But I think it will be stuck there as there are no benefits over RISC-V in the areas where RISC-V is growing right now.
Main advantage of RISCV at this point is that it has a larger community. But at the time it didn’t even have a vector instruction set, whereas we could easily modify the POWER one for our purposes.
That POWER is better at top of the market is highly questionable, every new startup coming into the high performance space has universally picked RISC-V over OpenPOWER.
Also, nowadays even complex ISA were fine for embedded. The cost difference for stuff like that is tiny. Its really just about how many options do you have in the market, both open and closed. And that's where RISC-V by now simply has more.
OpenPOWER was only fake open for a long time, while marketing itself as open. Only when they were totally getting crushed, did they update and are more like RISC-V, but it was many years to late.
Which isn't that different than what I am saying.
RISC-V is marketing towards low-power/embedded right now because it doesn't have performant cores. https://benhouston3d.com/blog/risc-v-in-2024-is-slow
Power ISA was not focused on this market, its historical market was high performance computing.
Power ISA absolutely was used in embedded contexts for years. Decades even.
---------
Instruction sets aren't very important actually. Like yeah, compiler infrastructure helps but a lot of embedded decision making is about peripherals.
PowerQUICC had powerful and extendable I/O that could be customized to many different needs. And I believe the bulk of those benefits stay over to the updated ARM chip QorIQ (as NXP bought FreeScale and seems to have prioritized ARM).
However, when the POWER ISA has initially been designed, before its launch in 1990, its target were high-end scientific workstations and servers made by IBM. The idea of using it in embedded computers has come much later, when the increased density achievable in integrated circuits has made that possible.
Nothing else can justify the weird choices made in designing RISC-V.
The idea to use RISC-V in actually useful devices must have come only after the initial design and for this purpose the only advantage of RISC-V versus designing some proprietary CPU core is that for RISC-V there already exists a significant amount of tools for software development, i.e. linkers, assemblers, compilers, debuggers, a few optimized libraries etc.
This advantage of RISC-V is extremely important, because developing compilers and all the other required software tools for any new ISA requires much more work and resources than the hardware design of a CPU core implementing it.
However, it is sad that the first ISA with a permissive license allowing it to be used by everyone everywhere has been one so bad as RISC-V.
It is absurd to claim that the target of RISC-V is to 'be an ISA for everything', when it does not even have adequate means for detecting integer overflow, a feature that existed even in much smaller ancient 8-bit microprocessors, like Motorola MC6800 (1974) and Zilog Z80 (1976).
Startups choose RISC-V because it is a fashionable buzzword good for pleasing possible investors and because their team does not include anyone with experience in low-level assembly programming or compiler back-end implementation, the only people who can assess the quality of an ISA.
[1] https://lists.riscv.org/g/tech-unprivileged/attachment/535/0...
The only occasions I interacted with POWER was in projects where the client was happily deploying bog standard enterprise amd64 servers running Linux to replace it.
OpenPOWER used to be restricted, but because RISC-V absolutely crush the OpenPOWER fake marketing with being really open, OpenPOWER (like MIPS) after a few years have changed and are now more like RISC-V.
PPC Mac is the same PPC that Motorola developed and marketed. The key difference lies in the platform as Power PC is just a CPU ISA, it does not define a platform which includes hardware layout and booting. So you cant just buy a Motorola chip and boot MacOS because MacOS expects a Power Macintosh complete with Power Macintosh hardware and firmware.
Arm and Risc-V also do not define a platform. IBM is the one who developed a standard hardware and firmware design, the BIOS, for the Intel 8086 and thus the PC was born. The PC platform is why we think of computers as general purpose machine that boot any OS. Outside of that ecosystem it's a big mess. Arm and Risc-v do not define platforms which is not a good situation.
https://en.wikipedia.org/wiki/Server_Base_System_Architectur...
In contrast I feel like 99% of x86 based computing devices under $2000 have standard boot systems where anyone can boot windows or Linux on them with minimal issues.
AIUI PowerPC is essentially an extended (original) POWER.
The AIM alliance defined PowerPC which had 32bit and 64 bit modes, and IBM also added ISA extensions - the PowerPC AS or "Amazon" - for its AS/400 line.
When the POWER3 came around, the original 32Bit POWER ISA was deprecated, but still included for backwards compatibility. So all POWER chips since then implement the PowerPC ISA.
peter_d_sherman•2d ago
Open for All
With more than 350 members collaborating regularly, the entire semiconductor industry - from global organizations with deep expertise to individual creators with a new lens - can innovate with choice and build and develop across the full Hardware and Software stack."
Related:
https://en.wikipedia.org/wiki/Power_ISA
https://en.wikipedia.org/wiki/Power10
https://www.itjungle.com/2024/12/02/power11-takes-memory-ban...